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The rest of this paper is organized as follows. Section 2 gives a brief overview of multigrain parallel processing and detailed explanation of near fine grain parallel processing. Section 3 describes the SCM architecture for supporting the near fine grain parallel processing, and .architectures to be evaluated in this paper. Section 4 evaluates performance of the architectures in near fine grain parallel processing using real application programs and OSCAR multigrain parallelizing compiler[ 14, 61.
Multigrain Parallel Processing 1. Introduction
This section gives a overview of the multi grain parallel processing which allows us to exploit much more parallelism than instruction level parallelism on a single chip multiprocessor.
The multigrain parallel processing[8] hierarchically applies the macro-dataflow processing [3] , which uses coarse Advances in semiconductor technology allow us to integrate a lot of execution units, memory or even processors on a single chip[ 121. These resources have been used for extracting instruction level parallelism (ILP) in superscalar and VLIW architectures. However, it has been said that grain parallelism among loops, subroutines, and basic blocks, the loop parallel processing that uses iteration level parallelism and near fine grain parallel processing [7] which uses statement level parallelism inside a basic block.
The multi grain parallelization is automatically performed by OSCAR Fortran multigrain parallelizing compiler[l4, 61 used for the performance evaluation of SCM architectures in this paper.
Coarse-grain Task Parallel Processing
In the macro data flow processing, firstly, a Fortran program is decomposed into three kinds of coarse grain tasks or macrotasks (MTs), such as Block of Pseudo Assignment statements (BPA), Repetition Block (RB) and Subroutine Block (SB) [3] .
A BPA is usually defined as an ordinary basic block (BB). However, it is sometimes defined by decomposing a basic block into independent blocks to extract larger parallelism or by fusing multiple basic blocks into a coarser macrotask, or BPA [ 141. A RB is a Do loop or a loop generated by a backward branch, namely, an outermost natural loop.
As to a SB, the compiler defines subroutines, to which the in-line expansion technique cannot be efficiently applied, as SBs.
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Furthermore, SBs and RBs can be hierarchically decomposed into sub-macrotasks. For the sub-macrotasks, the macro dataflow processing scheme can be hierarchically applied to exploit parallelism inside SB and RB [ 151. After generation of macrotasks, the compiler analyzes control flow and data flow among macrotasks. control dependence edges represent conditions under which the data dependence predecessor of MT, (namely, MTk on which MT, is data dependent) is not executed. In addition, a data dependence edge, or a solid edge, originating from a small circle has two meanings, namely, an extended control dependence edge and a data dependence edge. Arcs connecting edges at their tails or heads have two different meanings. A solid arc means that edges connected by the arc are in an AND relationship. A dotted arc means that edges connected by the arc are in an OR relationship. Small circles inside nodes represent conditional branch statements. For example, earliest-executablecondition of MT8 is that MT1 branches to MT3 or MT2 branches to MT4 and the condition of MT6 is that MT3 finishes execution or MT2 branches to MT6.
After generation of MTG, if there exists runtime uncertainties inside a target program, such as, conditional branches among macrotasks and a variation of macrotask execution time, macrotasks are assigned onto processorclusters (PCs), processors or single chip multiprocessors at runtime by a dynamic scheduling routine generated exclusively for the target program and embedded into user program by the compiler. Otherwise, macrotasks are assigned by static scheduling in compile time.
Loop Level Parallel Processing
Macrotasks are assigned to processor-clusters (PCs) dynamically or statically as mentioned in the previous sub- section. If a macrotask assigned to a PC is a Doall loop, the macrotask is processed in the medium grain, or iteration level grain, by processing elements (PES) inside a PC.
Near-fine grain parallel processing
If a macrotask assigned to a PC is BPA or sequential loop, it is decomposed into the near fine grain tasks, each of which consists of a statement, and processed in parallel by PES inside a PC or a single chip multiprocessor.
Figure3 shows an example of BPA containing 17 statements that solves a random sparse matrix using Crout method. This kind of basic block is generated by the symbolic generation technique, which has been used in electronic circuit simulators like SPICE and by partial evaluation.
The compiler analyzes data dependencies among the statements and generates a task graph that represents data dependencies among near fine grain tasks. Figure4 shows an example of task graph for the BPA in Figure3. In the task graph, the dependencies, or precedence constraints, among the generated tasks can be represented by edges, and each task corresponds to a node. In Figure4, figure inside a node circle represent the task number, i, and those beside it represent a task-processing time on a PE, t,. An edge directed from node Ni toward N j represents the partially ordered constraint that task Ti precedes task Tj. When we consider a data transfer time between tasks, each edge generally has a variable weight. Its weight, tij will be a data transfer time between task Ti and Tj if Ti and Tj are assigned to different PES. In Figure4, it is assumed that data transfer and synchronization takes nine clocks. It will be zero or a time to access register or local data memory if the tasks are assigned to the same PE.
These tasks are assigned onto processors statically since there exist only data dependencies among near fine grain tasks inside BPA. However, since this static scheduling problem is strong NP hard, the OSCAR compiler uses four heuristic scheduling algorithms CP/DT/MISF, CP/ETF/MISF, ETF/CP and DT/CP[4] and chooses the best schedule automatically.
After scheduling, the compiler generates the machine codes for each PE by putting together instructions for tasks assigned to the PE and by inserting instructions for data transfer and synchronization into the required places using a statically scheduled result. In this time, the compiler can optimize the codes by making full use of information obtained from the static schedule. For example, when a task should pass shared data to other tasks assigned to the same PE, the data can be passed through registers on the PE. In addition, the compiler minimizes the synchronization overhead by considering the information about tasks to be synchronized, the task assignment, and the execution order [7] . The first optimization is the elimination of redundant synchronization as shown in FigureS. In this figure, tasks A, B, and C are allocated to PEl, task D is allocated to PE2, and task E is allocated to PE3. The edges among tasks show data dependencies. Therefore, edges across PES mean data transfer and synchronization among PES. If the data transfers and synchronization among PES are realized by using the centralized shared memory, task E does not need to check the synchronization flag that indicates the completion of task D, because completion of tasks has already been confirmed by tasks B and C, which are precedent tasks of E. For the architecture having global register file explained in section 3.5, the compiler also can assign near fine grain data transfer and synchronization to global registers efficiently with statically scheduled information.
Architecture for Near Fine Grain Parallel Processing
This section describes architectural supports in SCM for near fine grain parallel processing.
In multigrain parallel processing, as mentioned before, near fine grain parallel processing is normally applied to a basic block and the compiler can minimize data transfer and synchronization overhead by static scheduling. In order to generate most efficient parallel machine code precisely scheduled in clock level, every instruction should be executed in fixed clock cycles.
In addition, low-latency data transfer and low-overhead synchronization mechanisms are required to minimize the overhead among processors. To this purpose, distributed shared memory (DSM) having two ports, shared cache and/or global register seems to be useful. Especially, DSM can transfer shared data without preventing remote PE execution and minimize data synchronization overhead since busy wait for synchronization flag is performed inside a processor without consuming network and centralized shared memory band width.
Also, PE local data memory (LDM), which is used for storing PE local data and can have twice larger memory than DSM since local memory only have a single port, can be used effectively[ 1, 51. Furthermore, global registers among processors allow us to reduce data and synchronization overhead with good register allocation technique in the compiler.
Traget Architectures
Considering architecture supports mentioned above, this section describes single-chip multiprocessor architectures evaluated in this paper.
The authors prepared shared cache type architecture and OSCAR type architecture, which has distributed shared memory and local data memory in addition to centralized shared memory. Effectiveness of global register files attached to the both architectures is also evaluated.
Common Specification
Each SCM architecture has one through four processing elements (PES) on a chip and each of these has OSCAR RISC architecture CPU core[ 10, 91. This CPU core is typical single instruction issue load/store architecture with 32bit fixed instruction length. This CPU also has 64 generalpurpose-registers which can be used for integer and floating point operation, and can execute every instruction including floating multiply and floating addition in one clock cycle and the other floating operation in fixed clock cycles.
Each PE has local-program-memory (LPM) which stores program code exclusively generated to the PE by compiler. This LPM can supplies instruction in one clock cycle. This assumption is made because it is thought that performance difference between LPM and instruction cache is small with the workload which is not so large and fits in cache size at hot start time.
Furthermore, each SCM processor has centralized shared memory (CSM) outside the chip. Access latency to the CSM is assumed as 20 clock cycles.
Shared Data Cache Q p e Architecture
The shared data cache type architecture assumed in this paper has a large data cache shared among PES as shown in Figure6. Each PE has a CPU core and local program memory (LPM). This data cache has multiple banks. Each bank is connected to each port by a switch and if multiple cache accesses occur to the same bank, only one access is taken at the clock. The associativity of this cache is 4-way set associative and write policy is write back. The capacity of this shared cache is 4M bytes and access latency is one clock cycle.
In this shared data cache architecture, storing data, loading data and setting synchronization Hag take one clock cycle respectively. Checking synchronization Hag takes three clock cycles.
OSCAR n p e Architecture
The OSCAR type single chip multiprocessor architecture based on multi processor system OSCAR[ IO] as show in Figure7 is evaluated.
In the OSCAR type architecture, each PE has CPU, LPM, local data memory (LDM), distributed shared memory (DSM) having two ports and data transfer unit(DTU) which can be used for overlapping of data transfer and computation by compiler control though this function is not used in this paper. These PES are connected by three buses.
The DSM on each PE can be accessed simultaneously by the PE itself and another PE, and is used for direct data transfer and synchronization among PES.
The capacity of LDM is 1M bytes per PE respectively and its access latency is one clock cycle. Similarly, the capacity of DSM is 16K bytes per PE respectively and local DSM access latency is one clock cycle and that of remote DSM is four clock cycles. Using this DSM, near fine grain data transfer does not interfere remote PE execution and can minimize data synchronization overhead since busy-waiting for synchronization flag is performed inside a PE.
In this OSCAR type architecture, storing data and setting synchronization flag take four clocks respectively, loading data takes one clock cycle and checking synchronization Hag takes three clock cycles.
Global Registers
In this paper, effectiveness of multi-port global register (GR) attached to the previous two architectures as sown in Figure8 are evaluated. Number of the global registers is limited in sixteen because of the usable register field in OS-CAR instruction set.
Every PE can access GR simultaneously in one clock cycle. These registers are used for near fine grain data transfer and synchronization. Therefore, using global register file, storing data and setting synchronization flag take one clock cycle respectively.
Performance Evaluation
In this section, the shared data cache type architecture and the OSCAR type architecture for near fine grain parallel processing are evaluated.
For the evaluation, the following workloads are used.
Random sparse matrix solution
This program is Fortran loop-free code that consists of 
NS3D
This program is a'part of CFD program "NS3D' developed by National Aerospace Laboratory in Japan. It is a loop body inside the largest loop inside a subroutine SUB4. This loop body has 429 near fine grain tasks.
FPPPP
This program is a subroutine "FPPPP' of program "FPPPP' from SPECfp95 benchmark programs. This subroutine consumes about 35% of total execution time and has 333 near fine grain tasks.
Electrical circuit simulation
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This program is similar to Spice circuit simulation program using the Crout method as a matrix solver. Innermost loop of this program has 221 statements.
These programs are processed in near fine grain on four types of single chip multi processor architectures, such as shared cache (shown as CACHE-WB in Figure9 to Figure12), OSCAR type (OSCAR), shared cache with global registers (CACHE-WB/GR) and the OSCAR with global registers (OSCAWGR) having 1 , 2 or 4 processors.
Figure9 to Figure12 show the speed-up ratio based on sequential execution time on the OSCAR architecture.
Figure9 shows that the OSCAR. gives us 3.02 times speed-up for four PES and the CACHE-WB gives us.2.76 times speed-up. However, Figure IO shows that CACHE-WB achieves 1.76 .times speed-up for two PES and decreases its performance to 1.25 times for four PES, while the OSCAR achieves 1.50 times speed-up for two PES and 2.14 times for four PES.
Figurell and Figure12 give us almost same result. In Figurell, the OSCAR gives us 2.27 times speed-up for four PES and the CACHE-WB gives us 1.03 times speedup. Figure12 shows that the OSCAR gives us 1.55 times speed-up for four PES and the CACHE-WB gives us 0.91 times speed-up. These results show that the OSCAR type architecture can increase its performance with the increase of number of PES.
The reason of performance degradation of the CACHE-WB is considered as bank conflict by large amount of data transfer and synchronizations among PES because all of data transfer and busy-waiting for synchronization flag check use the shared cache. However, in the case of OS-CAR type architecture, each PE can minimize the interferences to other PE because it stores PE private date in LDM and directly stores shared data and synchronization flag to the remote DSM.
To examine such performance differences between OS-CAR type and CACHE type, the ratio of memory access clocks to total program execution clocks for four PES is measured. In Figure13 and Figurel4, DATA(R) shows the ratio of "read" operations, . or "load" to the total clocks. DATA(W) shows the ratio of "write" operations, or "store". SYNC+DT(R) shows the ratio of "check' operations for synchronization flag to "read" operations for received data. SYNC+DT(W) shows the ratio of "send" operations for shared data to "set" operations for synchronization flag. In the figures, EXEC shows the ratio of integer and floating point instruction execution clocks to the total clocks.
In Figurel3, the whole memory access ratio of the OS-CAR type and that of the CACHE type are almost same. However, SYNC+DT for the CACHE type is lower than the OSCAR type. This is because the CACHE type can send data in one clock, while the OSCAR type takes four clocks in remote DSM access. On the other hand, in Figurel4, 
Conclusions
the whole memory access ratio is higher than Figurel3, and the ratio of DATA(R/W) for the CACHE type is higher than the OSCAR type. This shows that FPPPP needs more data transfer and synchronization than the random sparse matrix solution. These data transfer causes bank conflicts among PES and interferes loading and storing data. In such an application which gives pressure to shared cache memory, the OSCAR type gives us better performance than the CACHE type.
As to effectiveness of global register, especially OS-CAR/GR in Figure 10 improves its performance obviously. In this figure, OSCAR/GR improves its performance 17.5% for four PES than the OSCAR,. The attachment of global register is very effective for this kind of application that need many data transfers and synchronization among PES. This paper has evaluated effectiveness of the four kinds of single chip multiprocessor (SCM) architectures, such as shared. data cache type, OSCAR type and those with global registers for near fine grain parallel processing as the first step of research on SCM architecture for supporting multigrain parallel processing.
The evaluation shows OSCAR type architecture assuming the compiler optimization having local memory and distributed shared memory gives us better performance than shared data cache type architecture in near fine grain parallel processing. For instance, OSCAR type architecture gives us 9.6% better performance for four PES than shared data cache type in the case of solution of random sparse matrix. OSCAR type also attained 2.19 times better per- 
